UDEMY
UDEMY Logo

System Design using Verilog 

  • Offered byUDEMY

System Design using Verilog
 at 
UDEMY 
Overview

Duration

29 hours

Total fee

649

Mode of learning

Online

Credential

Certificate

System Design using Verilog
Table of content
Accordion Icon V3

System Design using Verilog
 at 
UDEMY 
Highlights

  • Earn a certificate of completion
  • 30-Day Money-Back Guarantee
  • Get Full Lifetime Access
Details Icon

System Design using Verilog
 at 
UDEMY 
Course details

Who should do this course?
  • Students who are interested to write and simulate verilog codes written for combinational and sequential circuits
What are the course deliverables?
  • Verilog coding for digital circuits
More about this course
  • Understand the concepts design metrics which are to be optimized by a design engineer
  • Understand the implementation of logic using Fixed Function IC Technology, Full Custom ASIC Technology, and Semi-Custom ASIC Technology

System Design using Verilog
 at 
UDEMY 
Curriculum

IC Design Technology

Fixed Function IC Technology

Full Custom ASIC Technology

Semi-Custom ASIC Technology

HDL Role in System Design

PLD Technology (PLA)

PLD Technology (PAL)

Introduction to Verilog & Xilinx Software

Introduction to Verilog

Level of Abstraction

Data Types (Net Types)

Data Types (Register Types)

Operator (Bitwise operators)

Operator (Logical & Reduction)

Operator (Arithmetic, Relational & Shift)

Introduction to Different Level of Modelling

Introduction to Behavioural Level Modeling

Introduction to Dataflow Level Modeling

Test Bench

Test Bench-(Part I)

Test Bench-(Part II)

Test Bench-(Part III)

Structure Modeling

Structure Modeling (2 to 1 Multiplexer)

Structure Modeling (2 to 4 Decoder)

Structure Modeling (3-Bit Adder) Part - I

Structure Modeling (3-Bit Adder) Part - II

Faculty Icon

System Design using Verilog
 at 
UDEMY 
Faculty details

Dr. Yogesh Misra
Dr. Yogesh Misra, BE (Electronics), ME (Electronics & Communication Engineering), and Ph.D., has a passion for teaching.

Other courses offered by UDEMY

549
50 hours
– / –
3 K
10 hours
– / –
399
19 hours
– / –
549
4 hours
– / –
View Other 2375 CoursesRight Arrow Icon
qna

System Design using Verilog
 at 
UDEMY 

Student Forum

chatAnything you would want to ask experts?
Write here...

System Design using Verilog
 at 
UDEMY 
 
News & Updates

Popular
Nupur Jain · Nov 6, 2025
2.6K views · 1 comment
Article