

M.E. in VLSI Design at JEC Overview
Jeppiaar Engineering College offers M.E. in VLSI Design course for a duration of 2 years. The institution offers this course in Full Time mode at the PG level. With a total tuition fee of INR 50,000 this course is offered in the stream of Engineering. Admission is offered to a total of 18 students. Check other details of Jeppiaar Engineering College M.E. in VLSI Design in the below page.
Total Tuition Fees | ₹50,000 Get Fees details |
Duration | 2 years |
Course Level | PG Degree |
Mode of Course | Full Time |
Official Website | Go to Website |
Seat breakup | 18 |
Type of University | Private |
M.E. in VLSI Design at JEC Fees
The tuition fee for M.E. in VLSI Design is INR 50,000, which candidates can pay as per the frequency set by the institution. Check out the different Jeppiaar Engineering College M.E. in VLSI Design fee elements below:
| Fee components | Amount (2 years) |
|---|---|
The fees might include components other than tuition fees.
Mentioned fee is as per Tamil Nadu Engineering Admission (TNEA- 2023).
The mentioned fee is for Non-Accredited courses.
Only Accredited Fee w The fees might include components other than tuition fees.
Mentioned fee is as per Tamil Nadu Engineering Admission (TNEA- 2023).
The mentioned fee is for Non-Accredited courses.
Only Accredited Fee will be applicable if the program/courses is currently accredited by NBA. If not, then above mentioned fee will be applicable.
Total Accredited fee- INR 60000. | ₹ 50,000 |
₹ 50,000 |
M.E. in VLSI Design at JEC Frequently Asked Questions
| Courses | Eligibility |
|---|---|
| B.E. / B.Tech | Candidate must have passed VIII, IX, X, XI & XII Std. from schools situated in Tamil Nadu. Tamil Nadu native candidate who have passed any of the VIII, IX, X, XI & XII Std. or their equivalent exam from schools situated outside Tamil Nadu can also apply. They should produce Original Nativity Certificate. Children of Central Government Employees, irrespective of their nativity, provided their parents or guardians (only if both parents are not alive) have been serving in Tamil Nadu continuously for the past five years can be eligible to apply. Sons & daughters of All India service Tamil Nadu cadre officers are eligible to apply. A Self declaration from the parent in this regard is to be produced. Children of employees in the Public Sector or Government recognised institutions had been working in their organisations for the past five years are also eligible, irrespective of their domicile. Other State candidates who have studied VIII, IX, X, XI and XII Std. in Tamil Nadu are eligible to apply. |
| MBA/PGDM | Candidate who have completed 10+2+AMIE or 10+3 years Diploma + AMIE are also eligible. AMIE candidate must have 2 years regular full time experience in the relevant field. |
| M.E./M.Tech | Candidate who have completed 10+2+AMIE or 10+3 years Diploma + AMIE are also eligible. AMIE candidate must have 2 years regular full time experience in the relevant field. |
Download exam sample paper
M.E. in VLSI Design at JEC Placements
| Particulars | Statistics (2023) |
|---|---|
| Median Salary | INR 4.50 Lakh |
M.E. in VLSI Design at JEC Entry Requirements
M.E. in VLSI Design at JEC Admission Process
- CounsellingAdmission is through counseling based on the rank obtained in TANCET(Tamil Nadu Common Entrance Test).
Important Dates
Explore Courses offered by JEC
Other courses offered by JEC
Get best suited colleges for you in real-time
Tell us about your city, course, budget & more
Discover best colleges that meet all your needs
Compare Courses From Similar Colleges
Similar courses in the same city
M.Tech. in Information Technology (Artificial Intelligence and Data Science)
Offered by Anna UniversityM.E. in VLSI Design at JEC Students also asked
VLSI design tools are software applications that are used to design, verify, and fabricate integrated circuits (ICs). These tools are essential for VLSI designers, as they allow them to create complex ICs with millions or even billions of transistors. Some of the most popular VLSI design tools are:
- Cadence Design Systems (CDS)- CDS is a suite of VLSI design tools that covers the entire IC design flow, from RTL design to physical design.
- Synopsys: Synopsys offers a wide range of VLSI design tools, includingRTL synthesis, physical design, and verification tools.
- Zuken: Zuken offers a variety of VLSI design tools, including PCB design, schematic capture, and physical design tools.
VLSI design tools are constantly evolving, and new tools are being developed all the time. As the complexity of ICs continues to increase, VLSI design tools will become even more essential for VLSI designers.
Student Forum
Content authored by:
M.E. in VLSI Design at JEC News & Updates



M.E. in VLSI Design at JEC Contact Information
Old Mamallapuram Road,
Rajiv Gandhi Salai, Semmenchery
Chennai ( Tamil Nadu)
(For general query)
(For admission query)
(For general query)
(For admission query)
Useful Links
Know more about JEC
Know more about Programs
- Engineering
- VLSI Design
- M.E./M.Tech
- Food Technology
- Instrumentation Technology
- BTech Chemical Engineering
- AI & ML Courses
- Aeronautical Engineering
- BTech Petroleum Engineering
- Petroleum Engineering
- MTech in Computer Science Engineering
- Metallurgical Engineering
- BTech Robotics Engineering
- BTech in Biotechnology Engineering
- Aerospace Engineering
